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Abstract
Electromigration in metal interconnects remains one of the most prominent challenges in the stateof-the-art semiconductor industry. A phenomenon defined as the momentum transfer from electrons in an
electric current to the metal atoms in a conductor, electromigration creates voids and hillocks that ultimately
cause failures in nanoelectronics due to short or open circuits. Additionally, electromigration induces
undesirable diffusion of metal atoms into the dielectric material, forcing the need for a barrier material that
can mitigate such adverse effects of the phenomenon. However, extremely tight dimensional control of
modern transistor designs imposes reduced dimensions of the interconnects in order to accommodate the
volume needed by the barrier layer. Overall, there is a growing demand for BEOL-compatible integration
of ultrathin passivation layers that can effectively mitigate electromigration without significant reduction
in interconnect dimensions.
In light of such challenges, two-dimensional layered materials (2DLMs) have recently shown vast
potential for application in novel nanoscale mechanical/chemical/electrical devices. Given their ultimate
surface-to-volume ratio that render them ideal for space-constrained applications added to their ‘two-sided’
nature, precise control over the interfacial phenomena that arises from the contact surface of a 2DLM with
other materials is crucial in exploiting the unprecedented properties of 2DLMs to the full potential.
Additionally, the inherent impermeability of select 2DLMs drives immense potential for their application
as a diffusion barrier with sub-nanometer thinness. In this thesis, we present interfacial phenomena
exhibited by 2DLM-metal interfaces that demonstrate the feasibility of improved electrical performance in
integrated circuits. Additionally, we discuss various material preparation techniques employed in preparing
mono- to few-layer 2DLMs and ensuring ultraclean interfaces in 2DLM-metal interfaces, which were
crucial in ensuring the maximum possible improvement in electrical performance induced by the contact
between the 2DLM and metal.
iv

More specifically, we fabricated Cu interconnects coated by large-area hexagonal boron nitride
(hBN) crystals with nanometer-scale thinness. Carefully designed experiments allowed for the observation
of contrast in electrical performance between Cu interconnects that were passivated with hBN and those
that were uncoated. A maximum improvement in breakdown current density of 39.01% and an average
improvement in the said parameter of 35.09% was observed. With an hBN passivation layer thickness of
approximately 2.5 nm as opposed to previously investigated metal alloy-based barrier thickness of 10-20
nm, the potential 2DLMs as a highly efficient barrier material was demonstrated. The research presented in
the following chapters show promising results for the application of 2DLMs in various interface-driven
nanoscale devices, while serving as a foundation for the investigation of novel, 2DLM-based electric
structures as an alternative to metal-based semiconductor devices.

v

Chapter 1: Introduction
Two-dimensional layered materials (2DLMs) have garnered significant interest of the academia
due to their unprecedented novel properties previously not observed in their bulk counterparts. A one-atom
or one molecule-thick lattice with essentially two faces, 2DLMs have been investigated for their mechanical
strength, unique electronic properties, and chemical stability. For instance, graphene, a single layer of
carbon with a honeycomb lattice structure, has been experimentally demonstrated to exhibit exceptional
tensile strength at nearly 130 GPa [1], while also displaying tunable superlubricity [2]. Additionally,
molybdenum disulfide (MoS2), a semiconducting 2DLM [3] with approximately 0.65 nm of monolayer
thickness [4], has shown potential for band gap tunability via various methods [5], [6].
However, the enormous potential of 2DLMs extends much further than the intrinsic properties of
the as-is materials. Various 2DLMs have been studied to tune their electric and mechanical properties,
including but not limited to wrinkling [7], stretching [8], and stacking. Overall, 2DLMs are unparalleled in
their potential for mechanical, chemical, and electrical applications due to not only their unique properties
but also the tunability of such characteristics. Additionally, structural variations in 2DLMs e.g. carbon
nanotubes, graphene nanoribbons have shown potential in novel electrical transport properties.
Given that the most prominent property of 2DLMs is its extreme surface-to-volume ratio and
ultimately their ‘two-sidedness,’ precise control over their interfacial phenomena such as thermal transport
[9], adhesion [10], friction [11], etc. is crucial in exploiting their full potential. More specifically, van der
Waals interactions of 2DLMs with metal are of critical interest for applications beyond 2DLM-only
applications, especially given their extremely efficient surface-to-volume ratio and chemical stability [12].
Furthermore, 2DLM-2DLM based interactions have displayed various intriguing phenomena such as
superlubricity [13], superconductivity [14], and tunable electronic and optical characteristics [15]. As such,
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investigation into the interfacial interactions of 2DLMs with other materials is not only an intriguing
concept, but also shows potential in practical applications.
In this thesis, we explore interfacial phenomena observed in 2DLM-metal contact surfaces. More
specifically, this thesis presents the feasibility of using van der Waals adhesion between 2DLMs and metal
to improve electrical properties. The research performed in this thesis pave the ‘road not yet taken’ for new
applications in novel nano- and microelectronic devices, optics, atomically precise material separation
mechanisms, computing devices, and manufacturing processes.

2

Chapter 2: Mechanical Transfer of 2D Materials onto Target Substrates
In order to investigate the interfacial phenomena generated by 2D layered materials (2DLMs)
stacked on various surfaces, a homemade dry transfer station was built. The transfer station comprised a
homemade micromanipulator, an optical microscope with a CCD camera, and a stage with an integrated
hot plate component. As outlined in Section 2.2, a modified PDMS/PC transfer method [16] was employed
in stacking 2DLMs on various surfaces.
2.1

Preparation of Ångström-Thin 2D Materials
Customized exfoliation methods were employed for the optimal cleavage of the 2DLMs that were

used in the experiments outlined in Chapters 3 and 4. The variation in exfoliation technique was requisite
for maximizing the output of mono- and few-layer 2DLMs. Monolayer graphene, MoS 2, and hBN flakes
were obtained from their corresponding bulk counterparts using Scotch tape exfoliation, PVA-assisted
exfoliation, and Au-assisted exfoliation, respectively.
2.1.1

Mechanical Exfoliation of Graphene
Monolayer graphene was synthesized from bulk HOPG. 3M Scotch tape was used to extract a thin

layer of graphite from the bulk HOPG [17], after which the graphite was cleaved three times to create a
total of 8 individual flakes in room temperature. Silicon substrates with 285 nm SiO 2 layer were piranha
cleaned in a 2:1 mixture of sulfuric acid and hydrogen peroxide, then treated with O2 plasma in a
PlasmaTherm plasma chamber. The aforementioned graphene flakes distributed across 8 patches of thinned
graphite were then stamped gently onto the cleaned SiO2 substrates. This method had an approximate yield
of 67.5%; in other words, around 5 of the substrates of the 8 exfoliated graphene patches had mono-/fewlayer graphene flakes. The samples were stored in low vacuum to avoid contact with oxygen and moisture.
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2.1.2

Gold-Assisted Exfoliation of Molybdenum Disulfide
Unlike graphene, obtaining monolayer molybdenum disulfide (MoS2) crystals from bulk sources

required a multi-step process. Although mechanical exfoliation can be applied to the exfoliation of MoS 2
and other 2DLMs [17], its yield is highly inconsistent and therefore is considered impractical for the
purposes of the project, which involved fabrication of non-reusable monolayer 2DLM crystal samples. As
such, a novel top-down recipe for achieving monolayer MoS2 crystals was employed [18]. The adhesion
force between Au and MoS2 is larger than the interlayer attraction between MoS2 layers, and therefore the
Au serves as the handle layer for transferring the MoS2 from tape to the substrate.

Figure 1 Gold-assisted MoS2 exfoliation process. (a) Bulk MoS2 was thinned down via Nitto tape and
placed on a steel disk in preparation for Au deposition. (b) 40 nm Au was deposited on the steel disk in
(a). Nitto tape has been partially deformed due to heat generated during the thermal evaporation of Au,
but it does not impact the efficiency of exfoliation. (c) Mono- to few-layer MoS 2 transferred on 285 nm
SiO2 after the Au was removed via diluted TFA. Scale bar is 20 μm.
Synthetic MoS2 from 2D Semiconductors was used as the bulk source, from which a thin layer of
the material was first cleaved onto a low-adhesive Nitto tape, as shown in Figure 1(a). The photograph as
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shown displays long strips of blue-colored Nitto tape on which the bulk hBN is thinned. The yet-bulk MoS 2
was thinned three times to make 8 individual patches of MoS2. The MoS2 was thinned down two more times
to acquire a total of 40 patches of MoS2. Next, as can be seen in Figure 1(b), an AJA thin film evaporator
available in the Nanotech Research and Education Center (NREC) was used to thermally evaporate 40 nm
of Au on the MoS2 and tape. Heat-induced deformation of the blue Nitto tape originally shown in Figure
1(a) is visible in Figure 1(b), but such damage proved inconsequential in the yield rate of monolayer MoS 2.
Then, thermal release tape (TRT) was placed on the Au side of the Au/MoS 2/Nitto sample, after which the
TRT was peeled off the sample. In this phase, the adhesive of the TRT pulls away the Au from the Nitto
tape, while the van der Waals (vdW) force between the Au and the MoS 2 simultaneously overcomes the
vdW force between hBN layers. Ultimately, the MoS2 flakes on the Nitto tape were discarded, and those
on the TRT/Au were used in the final stage of the exfoliation process. The TRT/Au/MoS 2 sample was
placed on a 285 nm SiO2 wafer for optimal optical characterization, after which the substrate was placed
on a hot plate at a temperature of 110 °C to mitigate the adhesion of TRT. After the TRT is released from
the final Au/MoS2/SiO2 sample by heat, the final sample is placed in a diluted 1:50 mixture of TFA and
ethanol to remove the Au. Final rinsing with IPA and acetone yields a relatively clean batch of MoS2 flakes
of various thicknesses from monolayer to multilayer. Typical mono-/few-layer MoS2 flakes exfoliated using
this method can be seen in Figure 1(c). The outline of the characteristic MoS2 crystal is shown in the red
dashed line in the figure.
This method was extremely effective in exfoliating mono-/few-layer MoS2 crystals from the bulk
source, with multiple flakes in each crystal. It allowed for the selection of the largest crystal to be used in
future studies discussed in Section 4.2.
2.1.3

PVA-Assisted Exfoliation of Hexagonal Boron Nitride
Initial attempts at synthesizing monolayer hBN involved the application of the two aforementioned

exfoliation methods, namely Scotch tape exfoliation and Au-assisted exfoliation. However, experimental
results demonstrated extremely limited yield of monolayer to few-layer hBN flakes at approximately 10%
and therefore called for a novel approach to obtaining Ångström-thin hBN. As such, an exfoliation method
5

developed by Z. Huang et al using polyvinyl alcohol (PVA) was adapted for the fabrication of desired hBN
flakes [19].
Large bulk hBN from 2D Semiconductors was used as the bulk source of the 2D hBN. The 285 nm
SiO2 substrates were cleaned as previously described, on which 3% wt/vol. mixture of PVA/H2O was spun
at 8,000 rpm for 30 seconds without pre- or post-bake process. A thinning process similar to that outlined
in Section 2.1.1 was employed in order to thin down the bulk hBN, but in order to minimize polymer residue
Nitto tape was used in lieu of the Scotch tape. This change was necessary given the smaller size of the bulk
source compared to HOPG, and the superseding step which involved exposure of the tape to heat. The hBN
on Nitto tape was then placed on the PVA/SiO2 substrate, after which the substrate was placed on a hot
plate at 85 °C for 10 seconds. Next, the Nitto tape was slowly removed from the substrate at a speed of
approximately 2 mm/s, while keeping the angle between the tape and the substrate at a maximum of 30°.
The final result was mono- to few-layer hBN flakes on PVA/SiO2. The samples were stored under a vacuum
environment to prevent contamination by oxygen and moisture.
This novel approach to exfoliating hexagonal boron nitride proved to have extremely high yield at
nearly 90%, sometimes with multiple mono-/few-layer hBN flakes on a single substrate. Given the
importance of repeatability in the experiments outlined in Section 3.2, coupling PVA-assisted exfoliation
of hBN with the dry mechanical transfer method discussed in Section 2.2 allowed for multiple datasets that
exhibited the reliability of 2DLM/metal interfaces in improving electromigration mitigation performance.
2.1.4

Optimization of Surface Topography of 2DLMs
In order to effectively investigate the interfacial phenomena observed in 2D materials, it is critical

to minimize the amount of contaminant on and under the 2DLMs. Any material, water, or gas trapped
between the surface of a 2DLM and that of another 2DLM or a substrate, introduces tensile stress to the
2DLM and therefore interferes with the out-of-plane intermolecular interactions. Due to the various types
of tape used in the exfoliation stage, subtle amounts of polymer residue are introduced into the samples. In
the case of 2DLM/metal structures as discussed in Chapter 3, any surface contaminants must be removed
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prior to exploration of the electromigration mitigation properties of 2DLMs in order to isolate the potential
barrier material effect of polymeric residue.
Although the contamination is difficult to observe in optical images, the existence of such residual
material is easily confirmed via AFM. The most distinguishable indication of contamination on a 2DLM
when characterizing the sample under AFM is its roughness. Because of their Ångström-thin nature and
high out-of-plane flexibility [20], 2DLMs tend to conform to the surface on which they are placed. As such,
comparing the roughness of the surface of the bare substrate to that of a 2DLM is an effective method of
confirming the cleanliness of a 2DLM surface.
2.1.4.1 High-Temperature Annealing
A common method of removing polymer residue from the surface of 2DLMs is high-temperature
annealing. The effectiveness of annealing in reducing the concentration of common handle layers used for
the transfer of CVD-grown graphene such as PMMA and hydrocarbon contaminants has been
experimentally demonstrated in previous literature [21], and therefore was the first technique that was used
in achieving ultraclean surface of exfoliated 2DLMs.
In order to ensure that ambient gases were completely removed from the annealing chamber, Ar
gas was supplied at a flowrate of 100 sccm for 30 minutes prior to the annealing process. Then, the prepared
samples were annealed in a triple-zone CVD furnace (Kejia Furnace Co., Ltd., KJ-O1200-80IIIC) by
ramping up to 200 °C in 60 minutes, then ramping up to 500 °C in 120 minutes and holding the temperature
for 180 minutes at a pressure of 0.015 Torr. Ar gas was used as a carrier gas at a flowrate of 50 sccm. This
recipe as initially employed for removing contaminants from 2DLM surfaces is shown below in Figure 2(a)
as a simplified T-t curve. The samples were taken out of the chamber and stored in a vacuum environment.
As shown below in Figure 2(b), annealing was extremely effective in removing nearly all polymeric
contaminants from the surface of the graphene. The surface roughness was reduced by an order of
magnitude from 2.9 nm to 0.234 nm in a 1 μm by 1 μm area, implying that the polymer and hydrocarbon
residue had been burned away. Coupled with demonstration by previous literature that high-temperature
annealing can improve the surface adhesion of 2DLMs on their substrates [22], the method showed potential
7

in applications to nano-electronic devices in which delamination of 2DLMs from the substrate must be
strictly avoided.

Figure 2 Achieving superclean 2DLM surfaces via thermal annealing. (a) Time-Temperature curve of the
annealing process displays the maximum temperature at 500 °C. (b) Tapping-mode AFM was performed
to analyze the roughness of the folded graphene that was mechanically exfoliated onto a 285 nm SiO 2
substrate and annealed per the process outlined in (a).
Given the scalability of the annealing approach in achieving ultraclean surfaces, this method was
ultimately favored in the post-processing of 2DLM/metal samples fabricated with the process outlined in
Section 2.2. However, it must be noted that in the annealing of metal-integrated samples such as our
interconnect samples coated by 2DLM flakes, a maximum temperature of 400 °C is imposed by the thermal
8

budget constraint of patterned copper wires [23]. As such, the annealing recipe was slightly modified once
more to anneal the sample at 250 °C for 120 minutes. Even with a lower temperature, residual contaminants
introduced by the mechanical process outlined in Section 2.2 were removed as shown below in Figure 3.

Figure 3 SEM image of identical sample, before and after high-temperature anneal at 250 °C. (a) Prior to
the annealing treatment, residual contaminants can be seen in the form of small lighter grey dots in the
image. (b) After annealing, the same surface is much cleaner with a uniform color, implying the lack of
residual contamination.
The cleaning process as outlined in this section proved crucial to ensure that any potential
polymeric residue on the surface of the metal surface did not serve as an unintentional passivation layer.
Figure 3(a) displays the existence of such residue on the surface of the sample after the 2DLM was
9

transferred onto the metal interconnect, but it can also be observed from Figure 3(b), taken of the identical
sample after the annealing process, that the polymeric contamination was removed by the heat and an
ultraclean hBN/metal sample was achieved.
2.1.4.2 Contact-AFM ‘Nano-Squeegee’
A method introduced by Matthew R. Rosenberger et al using contact-mode AFM [24] was
investigated for application in our samples. In essence, an AFM tip is used as a ‘nano-squeegee’ to push
contaminants to the outside of the scan area. Although a potential drawback exists in that the contaminant
is merely pushed to the side and therefore the area of the 2DLM/metal interface is limited to the scan area
of the AFM, the method has been experimentally demonstrated to have excellent control over contaminant
removal from areas of interest.
The most important parameter in applying the nano-squeegee method to exfoliated 2DLM samples
was the deflection setpoint, which determines how much the tip can deform as a result of applying pressure
to the surface of the sample. The deflection setpoint had to be not so high as to press down on the sample
too hard and scratch away the 2DLM along with the contaminant, but also not so low as to imperfectly
remove the contaminants. The deflection setpoint was carefully controlled to apply a downward force of
approximately 150 nN for the DI Atomic Force Microscope used for both the squeegee and the
characterization process. The scan rate was set to be 0.25 Hz in order to avoid breaking the AFM tip, with
a maximum scan area of 5 μm by 5 μm, which was determined from the maximum scan line count of 512
and the optimal scan line spacing of 10 nm. The squeegeeing process was performed in ambient
environment at room temperature.
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Figure 4 Effectiveness of contact-mode AFM in achieving ultraclean 2DLM surfaces. (a) Tapping-mode
AFM was performed on graphene on a SiO2 substrate to analyze the roughness of the surface. (b) An
identical region is analyzed for roughness again after the 'nano-squeegee’ process. A clear improvement
in surface roughness is visible. (c) Optical image of a MoS2 flake exfoliated per the process outlined in
Section 2.1.3 shows a clear square region created by the ‘nano-squeegee’ process. Color-coded dots are
marked in relation to the corresponding Raman spectra shown in (d). Scale bar is 5 μm. (d) Raman
spectroscopy was performed to analyze the defect density and material quality of MoS 2 before and after
squeegee. The purple/green dots outside the squeegeed region and the blue/red dots inside the squeegeed
region display identical characteristic Raman spectra, respectively.
Figures 4(a) and 4(b) shown above demonstrates a clear contrast in surface topography between
the squeegeed region and the unscanned region. Post-squeegee sample quality was determined by
comparing the Raman spectra of various points on the sample, while surface cleanliness was observed by
measuring the roughness of the squeegeed region of the sample. Noting that the average roughness of a
SiO2 substrate is approximately 250 pm [24] over a 1 μm by 1 μm area, the roughness of 228 pm for the
monolayer region and 248 pm for the folded bilayer region demonstrates that contaminants both on the
surface of the graphene and trapped between the two folded layers of graphene have been effectively
removed. Given the advantage of this technique over annealing in removing contaminants trapped within
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the interface, the method shows potential for application in various interfaces that demand the complete
removal of contaminants.
However, this method is extremely time-consuming and unscalable in that only one sample can be
processed at a time. Additionally, given that the aforementioned annealing method discussed in Section
2.1.4.1 was able to achieve sufficiently clean surfaces, the ‘nano-squeegee’ method was not employed for
the purpose of this project. Nevertheless, the mechanical cleaning of the ‘nano-squeegee’ method displays
potential for the application of ultraclean 2DLM-based interfaces.
2.2

Fabrication of Dry-Transferred 2DLM/Metal Samples
A homebuilt transfer station with a custom-made aluminum glass slide holder was used to pick up

the exfoliated 2DLM from Section 2.1 and stamp it on the Cu interconnect in Section 2.2. Although various
permutations of solution-based transfers have been investigated in literature [25], they were not selected
for the final sample fabrication due to the need for micron-scale precision and the potential trapping of
solution-based contaminants in the 2DLM/metal interface. Instead, a dry transfer method using a thin
polycarbonate (PC) film coated on a polydimethylsiloxane (PDMS) stamp was developed for precise
placement of 2DLM flakes on the target substrate. Such level of accuracy was necessary given the small
size of the individual exfoliated crystals and the demand for the placement of the 2DLM flake on a similarly
sized crystal. Coupled with the process outlined in Section 2.1.4, it was possible to fabricate ultraclean
2DLM/metal structures with high precision.
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Figure 5 Homemade mechanical transfer station. The setup includes the heating element (orange arrow)
along with the power supply (red arrow). A CCD camera (green arrow) is used to collect optical images.
The micromanipulator with a custom-made PC/PDMS stamp holding mechanism (blue arrow) is shown
in the bottom right corner of the image.
The transfer station uses a CCD camera (Amscope MU1000) connected to an optical microscope
for observing the samples during the transfer experiment. A custom-built micromanipulator with an
aluminum glass slide holder is used to pick up the 2DLM flake from the SiO 2/Si wafer and place it on a
desired surface. The sample stage is modified to house a heating element connected to a power supply, a
crucial component in the stamping process as described below.
The PC film was synthesized by dissolving 1.2 g of poly(bisphenol A carbonate) (Sigma-Aldrich,
MW 45,000, 181625-250G) in 20 g of chloroform (Sigma-Aldrich, 319988-500ML) and spreading a thin
layer of the solution between two glass slides. The PDMS lens was fabricated by mixing a 10:1 (base:agent)
ratio of SYLGARD 184 silicone elastomer kit and placing one drop of the mixture on a clean glass slide,
after which the mixture naturally formed a round lens. The lens was heated for 2 hours at 120 °C to cure.
The PDMS lens could be used multiple times without visible optical or chemical degradation.
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The film was gently peeled from the glass slide on which it was dried for 5 minutes, and placed on
the PDMS lens. Special care was taken to avoid any air pockets between the PC film and the PDMS lens.
The PC/PDMS was then placed on a hot plate at 165 °C for 15 minutes to remove small wrinkles and
bubbles created during the previous process. The heat softens the PC film and helps the film conform more
readily to the curved surface of the PDMS lens. In the meantime, a 2DLM flake of interest was located on
the microscope in order to facilitate the pickup procedure, during which the crystal is picked up from the
substrate to the PC/PDMS stamp. After the heating step, the PC/PDMS stamp was placed on the
micromanipulator and slowly brought into contact with the 2DLM.
Recalling the 2DLM preparation processes discussed in Section 2.1, it must be noted that while
graphene and MoS2 flakes were exfoliated directly onto SiO2 substrates, hBN flakes were exfoliated on
PVA/SiO2 substrates. As such, two discrete procedures exist for the pickup in order to optimize the
mechanical transfer process to each exfoliation procedure.
When picking up graphene or MoS2 crystals from SiO2 substrates, the heating element in the stage
was heated up to a temperature of 120 °C to improve adhesion between the 2DLM and the PC film. After
5 minutes of exposure to heat, the SiO2 substrate was gently peeled off the PC/PDMS lens. In the process,
the 2DLM flake of interest stays on the PC film and was prepared for the stamping procedure.
The pickup process for hBN flakes was relatively more complex. Given the water solubility of
PVA, a small amount of water was squirted between the SiO2 wafer and the PC/PDMS lens at room
temperature for 2 minutes to dissolve most of the PVA that had been spun on the SiO 2 substrate. The SiO2
substrate was then separated from the PC/PDMS stamp, which was placed in a water bath held at a
temperature of 40 °C for 45 minutes to remove residual PVA on the downward-facing surface of the hBN
flakes. Next, the hBN/PC/PDMS stamp was removed from the water bath and gently dried with a N 2 air
gun.
Once the 2DLM flakes had been picked up from their respective substrates per the aforementioned
processes, the substrate on which the 2DLMs will be placed was prepared on the stage. For a 2DLM/metal
structure as discussed in Chapter 3, a Cu interconnect fabricated on a 285 nm SiO 2 wafer was rinsed with
14

IPA and acetone before the stamping process. The Cu interconnect construction process is outlined in
Chapter 3. The corresponding substrates were then placed on the heating element integrated into the stage.
The 2DLM/PC/PDMS stamp was placed on the micromanipulator and carefully aligned so that the
2DLM was directly above the Cu interconnect or the base 2DLM flake. The maximum dimension of either
type of sample did not exceed 30 μm. Then, the 2DLM was carefully brought into contact with the substrate
using the micromanipulator. Once the 2DLM is in contact with either the metal or another 2DLM flake
depending on the type of sample to be fabricated, the heating element is brought up to a temperature of
205 °C. The heat briefly melts the PC film, allowing heat-assisted encapsulation of the 2DLM/metal
structure. The sample is then cooled to room temperature and placed in chloroform to remove the PC film.
In order to remove any organic contaminants that may have collected on the surface of the sample, a final
IPA/acetone rinse is desirable. Additional annealing was performed in order to remove excess contaminants
by ramping up to 250 °C in 30 minutes and staying at the temperature for 120 minutes with an Ar gas flow
of 100 sccm.
The process outlined thus far was shown to have approximately 80-90% yield with an ultraclean
2DLM/metal interface. More than 50 samples were fabricated, exhibiting the high reliability of the transfer
method. Additionally, the procedure was methodically organized and performed by multiple people
following an identical recipe in order to demonstrate the ultimate repeatability of the mechanical transfer
process.
2.3

Material Characterization
Spectral and morphological analyses were conducted in order to confirm the quality of the

transferred 2DLM before and after the stamping process, while also ensuring the ultraclean nature of the
fabricated samples. Raman spectroscopy was performed using a Jasco NRS 4500 in order to characterize
the layer count and defect density of the 2DLMs, and atomic force microscopy using a DI Instruments AFM
and scanning electron microscopy using a Hitachi SU-70 were employed in observing the surface
morphology of the 2DLM/metal samples. Bright-field optical microscopy was used to observe the samples
for facile quality check and effective sample usability for superseding experiments such as I/V analysis.
15

Prior to conducting the experimental process outlined in Section 3.2, SEM, AFM, and Raman
spectroscopy were performed in order to confirm the quality of the hBN flake transferred on the metal
interconnect as well as the cleanliness of the sample fabricated via the mechanical transfer process.
Additionally, SEM was performed after the I/V experiment in order to observe the common failure
mechanisms caused by electromigration in an identical sample. Such characterization techniques as
mentioned are discussed in detail in Section 3.3.
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Chapter 3: Interfacial Interactions Between 2D Materials and Metal
The work discussed in this chapter is being prepared for publication.
3.1

Introduction
The Moore’s Law first discussed in Electronics in 1965 [26] predicted an exponential increase in

the number of transistors on a microchip every year, coupled with the steady reduction in price of computers.
Such advancement in microelectronics tecchnology brought forth an unprecedented increase in
performance of computers, as the increased transistor count translated to processing power of microchips
[27]. Cramming more transistors into the same die size was feasible by reducing the size of each transistor,
a feat made possible by the use of different materials as conductors (e.g. aluminum to copper) and
optimizing lithographic processes used for ‘printing’ each layer of the microchip.
However, limitations posed by thermal effects due to Joule heating and tunneling effects due to
reduced transistor gate pitch as the microchip industry pushes commercialization of 5 nm processes as the
next landmark in semiconductor technology [28] have called for a novel approach to the fabrication of
nano- and micro-scale metal wires able to withstand high current density. Additionally, the higher current
density caused by the smaller wire and interconnect dimension has increased the vulnerability of the metal
to the adverse effects of electromigration, a phenomenon in which the momentum of the electrons passing
through the atomic lattice of a conductor is transferred to the adjacent metal atoms, causing atomic-scale
vacancies that ultimately result in voids or short circuits.
Electromigration has long been a topic of interest for the semiconductor industry, due to the
inherent limitation in the lifespan of a microscale metal wire caused by the phenomenon. This relation
between electromigration and the time-to-failure (TTF) of a metal interconnect is summarized in Black’s
equation [29], written below.
𝑇𝑇𝐹 =

𝐴
𝑒
𝐽

… (1)
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In equation (1) shown above, A, J, n, Ea, k, and T refer to the cross-sectional area of an interconnect,
the current density, the scaling factor, the activation energy, Boltzmann’s constant, and the temperature,
respectively. The scaling factor for Cu is commonly determined to be 2 [30]. As can be understood from
the equation, a higher current density and smaller cross-sectional area caused by the reduced interconnect
dimension as well as a higher temperature caused by Joule heating of the interconnects result in a shorter
TTF. In increasing the TTF of an interconnect and mitigating the adverse effects of electromigration,
various attempts have been made in optimizing the independent variables in the equation, namely n (the
scaling factor) and Ea (the activation energy).
The first approach to mitigating electromigration was the use of copper as the material of choice
in nanowires as an alternative to aluminum [31], due to its improved resilience to electromigration and
higher conductivity. Copper-based interconnects allowed for the fabrication of interconnects with narrower
dimensions, ultimately leading to smaller transistors and therefore more transistors per die. Additionally,
alloying copper with aluminum (2~4 % Cu in Al) has shown to increase the electromigration resistance of
Al-based interconnects by 50 times. Furthermore, optimizing the crystallinity of the metal atoms has been
shown to reduce material transport [32]. For example, a ‘bamboo structure’ forms grain boundaries that are
normal to the direction of current flow, reducing mass flux of the metal atoms.
One challenge of Cu-based interconnects in integrated circuits (ICs) is that a thin layer of barrier
metal is required to prevent the diffusion of Cu into the surrounding materials. In this context, a plethora of
possible candidates that can not only act as a barrier material but also as a passivation layer to prevent
electromigration have been investigated. For example, 10-20 nm thick metal coatings such as CoWP,
CoSnP, and Pd on the surface of Cu damascene interconnects have been demonstrated to significantly
improve the TTF [33]. Additionally, silicone has been demonstrated to be a cost-effective and time-efficient
approach to improving the TTF of Al thin wires [34]. Such barrier materials have created potential for
improving the electrical performance of conventional Cu interconnects to a new level.
However, such approaches, while novel and effective, pose new limitations. Given the interconnect
pitch of 24~36 nm in the state-of-the-art 5 nm microchip process touted as the next evolution from, the
18

barrier metal thickness of 10~20 nm as discussed previously with CoWP/CoSnP/Pd coatings seriously
compromises the device footprint by reducing the dimensions of the Cu interconnect, not to mention the
cost inefficiency of developing alloy-based barrier materials. Given the extremely tight dimensional control
demanded by modern semiconductor technology, an ultrathin barrier layer that can effectively mitigate
electromigration while not forcing a significant compromise in interconnect dimensions is in high demand.
Overall, an effective method of mitigating the adverse effects of electromigration that does not
require compromised interconnect dimensions and is chemically and mechanically stable is highly
important for the advancement of bleeding-edge semiconductor technology. In other words, a barrier
material that is both inert and robust while also being processed into extremely thin layers is crucial. In this
chapter, we present a novel approach to mitigating electromigration using two-dimensional layered
materials (2DLMs), which present all of the aforementioned requisites. More specifically, hexagonal boron
nitride was selected as the 2DLM in our investigation of the interfacial effects that led to improved electrical
performance in metal interconnects.
Hexagonal boron nitride (hBN) is essentially a honeycomb lattice of boron and nitrogen atoms.
Similar to graphene in lattice structure, the material maintains exceptional impermeability due to the
covalent bonds between the B and N atoms [35]. Given that one role of a passivation layer as a means of
preventing diffusion of metal atoms into the surrounding dielectric material, the impermeability of the said
2DLM is of crucial importance. Additionally, hBN maintains a comparable tensile strength to that observed
in graphene[36], a benefit in the robust integration of 2DLMs in modern interconnect technology.
Furthermore, unlike graphene, hBN is electrically insulating. Given that short circuits due to hillock
formation is a common failure mechanism in interconnects, integration into hBN in semiconductors as an
insulating layer that can also perform as a diffusion barrier is a promising concept.
3.2

Experimental Procedure
Initial I/V tests were conducted via a conventional power supply connected to a rudimentary DC

circuit with micromanipulators to maintain contact with the two contact pads of the interconnect. This was
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to simplify the experimental setup and effectively confirm the initial hypothesis that a 2D material coating
on a metal interconnect could effectively mitigate electromigration.
Initial test samples were fabricated by transferring mechanically exfoliated graphene on Cu
interconnects. This was because the effective exfoliation recipe for hBN had not yet been integrated into
experimental procedures, whereas the exfoliation of graphene was relatively more facile. The feasibility of
using 2DLMs to improve the TTF of metal interconnects was demonstrated using graphene/Cu samples,
but only data taken following the procedure below with hBN/Cu samples is discussed in Section 3.4. The
transition from graphene to hBN was determined due to the insulating nature of hBN compared to the
conducting nature of graphene, given that it was crucial that only the Cu interconnect was the conducting
material in both 2DLM-coated and uncoated samples.
Mono- to few-layer hBN flakes were exfoliated using the process described in Section 2.1.3 and
transferred onto the Cu interconnects using the procedure discussed in Section 2.2. The Cu interconnects
were deposited using an AJA e-beam evaporator with a thickness of 50 nm. Four different widths of
interconnects were used in order to investigate the electromigration mitigation effects dependent on the
cross-section of the interconnect per Black’s equation discussed in Section 3.1: 2 μm, 4 μm, 6 μm, and 10
μm. All interconnects had an identical length of 20 μm. A Keithley 2601A sourcemeter was used for
meticulous control of supplied voltage and current. Similar to the aforementioned experimental setup, a DC
circuit was constructed to investigate the I/V characteristics and measure the MTTF for various samples
both coated and uncoated by hBN. A schematic of the experimental setup is shown below in Figure 6. The
contact pads at the either side of the interconnect are used to form a DC circuit with the micromanipulators,
and data is collected per the experimental procedure outlined below.
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Figure 6 A simplified DC experimental schematic. The setup includes the Keithley 2610A sourcemeter
and a 2DLM-coated Cu interconnect on a 285 nm SiO2 substrate. Contact pads and the hBN flake are
labeled for clarity.
Prior to the I/V experiment, two types of samples were prepared: an as-patterned Cu interconnect
(CuIC) sample and a mono- to few-layer hBN coated CuIC sample. Although careful measures were taken
to prevent exposure of the CuIC to the ambient environment (and therefore water and oxygen) as much as
possible, both the as-patterned CuIC and the hBN-coated CuIC were subjected to the same transfer process
described in Section 2.2. This was in order to ensure that any chemical and metrological changes introduced
to the samples due to the limited experimental conditions in the laboratory. Then, each of the two samples
were placed in the DC circuit assembly, after which a constant current of 0.05 A was supplied for 20 minutes.
This process served as the ‘burn-in’ stage of the experiment, which was deemed necessary to optimize the
homogeneity of crystallinity in the Cu [37]. Next, depending on the width of the interconnect, the voltage
applied to the sample was ramped up from 0 V to a maximum of 8 V to ensure that the samples all failed
eventually and we were able to observe the maximum current density withstood by the CuIC samples. The
I/V datapoints were taken in CSV data format with 1,000 datapoints, which was the maximum number of
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datapoints available to be recorded in the Keithley 2601A. The datapoints for both the hBN-coated and aspatterned CuIC samples were processed by OriginPro 2020b. Experimental results and their implications
are discussed in Section 3.4.
3.3

Material Characterization
Given that the contrast in the I/V performance between the hBN-coated and as-patterned CuIC

samples needed to be attributed only to the existence of the 2DLM on the surface of the CuIC, it was
important to confirm that the hBN transferred on the CuIC maintained its structural integrity before and
after transfer. Additionally, in order to observe the maximum improvement in I/V performance for hBNcoated CuIC samples, it was important to confirm complete coverage of the CuIC by the hBN flake. Raman
spectroscopy was used to confirm the encapsulation of the entire top surface of the CuIC by hBN, and
atomic force microscopy and scanning electron microscopy was used to further confirm the surface
topography of the samples. Furthermore, the thickness of the CuIC was measured by optical profilometry
and atomic force microscopy.

Figure 7 Raman mapping of hBN on Cu interconnect. (a) Raman mapping was performed on
mono/bilayer hBN with a laser at 532 nm wavelength. The clouded hBN spectra on the interconnect
region and the layer-dependent Raman peak location difference is visible. (b) Optical image of the sample
shown in (a) is shown. The red square refers to the region at which the Raman mapping was performed.
Scale bar is 10 μm.
Figure 7(a) shown above displays the Raman mapping analysis of various hBN coated CuIC
samples. Figure 7(b) clearly exhibits the existence of hBN covering the entire length of the interconnect, in
which the red square shows the 40 μm x 40 μm area on which the mapping was performed. The mapping
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image shown in Figure 7(a) was taken in a Jasco Raman NRS-4500 using a green laser of wavelength 532
nm and power 3.8 mW. Raman data of the area of hBN that sits on the Cu shows relatively higher
interference caused by the oxidized upper surface of the Cu, hence the clouded Raman data corresponding
to the hBN on the CuIC region. It can be observed from Figure 7(b) that the lattice of the hBN is continuous
throughout the entire surface of the CuIC and tents over the sides. Point Raman analysis was performed on
various points on hBN on the SiO2 wafer as well to demonstrate the homogeneously low defect density
throughout the entire hBN film.
Raman spectroscopy can reveal the existence of hBN that covers the surface of the CuIC, but it
cannot definitively determine the uniformity in thickness of the hBN flake transferred on the interconnect.
Confirming that the CuIC is coated by a uniform thickness of hBN flake is important in determining the
layer-dependent I/V performance increase of the CuICs. As such, atomic force microscopy (DI Instruments
AFM) was employed in order to observe the surface topography of the hBN-coated CuICs, both before and
after transfer. Data collected from the AFM analysis of two samples are shown below in Figure 8.

Figure 8 Tapping-mode analysis of AFM on two hBN/CuIC samples. (a) A uniform layer of hBN on Cu
interconnect with 6 μm width is shown. Sample had not yet been subjected to thermal annealing, hence
the existence of slight contamination. (b) A similar sample with a few-layer hBN flake on an identical
dimension of Cu interconnect shows uniform coverage of the interconnect by the 2DLM. Sample is
shown to be cleaner due to the annealing process done in a CVD furnace.
Figure 8 displays two tapping-mode AFM images showing the surface topography of few-layer
thick hBN flakes with different thicknesses mechanically transferred onto the surface of a CuIC per the
procedure outlined in Section 2.2. The number of hBN layers that were transferred on each sample can be
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determined from the color scale, given that the thickness of monolayer hBN is approximately 0.33 nm [38].
The overall topography of another sample is also shown in the AFM image in Figure 8. Although SEM
cannot definitively compare the thicknesses of the hBN flakes on the two samples shown in the figure, it is
possible with a higher accelerating voltage to observe the CuIC underneath the 2DLM and therefore the
ultraclean nature of the hBN, which is invisible in AFM.

Figure 9 HRSEM analysis of hBN on Cu interconnect. (a) Scanning electron microscopy reveals the
uniform coverage of the entire length of the Cu interconnect by the hBN flake, outlined by a red dashed
line. (b) An optical image of the same sample is shown as a reference, showing the outline of the flake in
a red dashed line and the scanned region in (a) in a red rectangle.
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Scanning electron microscopy performed with the Hitachi SU-70 SEM in the Nanotechnology
Research and Education Center allowed for layer-by-layer resolution of the hBN flake, outlined in the
dotted lines in both Figures 9(a) and 9(b). Additionally, we were able to further confirm the ultraclean
nature of the sample’s surface. The red rectangle shown in Figure 9(b) displays the region scanned with the
SEM in Figure 9(a). It can be determined from the SEM image that the entire length of the interconnect is
covered by hBN, evident with the red dashed outline of the flake. Coupled with the AFM analysis performed
in Figure 8, we were able to confirm the ultraclean nature of the surface of the hBN/CuIC sample and ensure
complete coverage of the material identified to be hBN by the Raman spectroscopy performed in Figure 7.

Figure 10 Post-I/V analysis of hBN/CuIC sample. (a) HRSEM of hBN/CuIC sample shows uniform
coverage of the interconnect as shown in Figure 9(a). (b) HRSEM of identical sample after the I/V
experiment. The point of failure is clearly visible, but the other areas of the sample are also shown to be
intact. (c) A more close-up look at the failure point reveals the existence of both voids (red arrow) and
hillocks (green arrow). (d) Optical image of the sample clearly shows the failure point shown in (c).
After the I/V experiment per the procedure in Section 3.2, HRSEM was performed in order to
examine the surface topography of the sample at the failure point. The point of failure can be clearly seen
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in Figure 10(b), which is also visible in the optical image shown in Figure 10(d). Additionally, a close-up
look at the point as shown in Figure 10(c) reveals both void and hillock formation (red and green arrow,
respectively) which are common failure mechanisms in interconnects due to electromigration. Such analysis
suggests that electromigration was mitigated to a certain level by the hexagonal boron nitride.
3.4

Effectiveness of 2DLMs in Mitigating Electromigration in Metal Interconnects
Adhering to the experimental procedure outlined in Section 3.2, I/V data for various samples with

different dimensions and hBN flake thicknesses were obtained. In order to account for minor
inconsistencies in deposition thickness of the copper film across different CuIC samples from different
wafers, the I/V performance for a specific hBN-coated CuIC sample was compared to that of as-patterned
CuIC sample from the same wafer. This ensured that the two interconnects being compared for I/V
performance and ultimately TTF as discussed in Section 3.1 had identical dimensions.
Given the relative inconsistency of the Cu thin film deposition caused by the limitations in the
QCM (quartz crystal microbalance), nominally identical dimensions of CuICs may have different heights
and therefore different cross-sectional areas. However, improvement in current density J can be observed
at a constant level with small deviations. Of the four different dimensions of CuICs fabricated, those with
4 μm widths and 6 μm widths were used prevalently for their relatively higher sample quality compared to
the narrower 2 μm and wider 10 μm interconnects. Two different dimensions of CuICs were selected for
the I/V experiments in order to observe IC dimension-dependent electromigration mitigation properties.
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Figure 11 Characteristic performance difference in two Cu interconnects with identical dimensions. One
sample was coated by mono-/few-layer hBN and the other was tested as-patterned. A clear improvement
in maximum sustained voltage/current is shown.
The magnitude of current that passes through the CuIC at a given voltage is not dependent upon
the existence of 2D material on its surface, due to the fact that the 2DLM is an insulator. In other words,
there is no difference observed in the slopes of the I/V curve for coated vs. uncoated CuICs. However, as
can be seen in Figure 9 above, the maximum amplitude of current withstood by the CuIC is consistently
higher with 2DLM-coated samples than with as-patterned samples. More specifically, an average increase
in maximum current density (J) before failure of approximately 35.09% can be observed over
approximately 10 samples tested out of more than 50 samples fabricated per the process outlined in Section
2.2. We accredit this improvement to the existence of few-layer hBN coated on the surface of the
interconnect, which was shown in Section 3.3 to have homogeneous interfacial contact. Ultimately, the
2DLM flake effectively improves the electrical performance of the CuIC in withstanding the thermal and
kinetic stresses exerted on the CuIC by the effects of electromigration. The degree of mitigation that the 2D
material provides can be quantitatively measured by comparing the maximum voltage at which the CuIC
fails, denoted by VF.
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Table 1 I/V characteristics of Cu interconnect samples tested with and without hBN coating. Maximum
breakdown voltage and current are compared between coated and uncoated samples, and the improvement
in breakdown current density is equal to that in breakdown current.
hBN thickness (nm)

CuIC width
(μm)

Vmax, coated
(V)

Vmax, uncoated
(V)

ΔV (%)

Imax, coated
(A)

Imax, uncoated
(A)

ΔA (%)

3.7

4.4

3.22

1.95

65.21

0.154

0.116

32.76

3.2

4.5

2.61

1.94

34.38

0.166

0.126

31.75

2.5

7.1

3.28

2.52

30.16

0.284

0.213

33.33

6

6.5

3.38

2.30

47.00

0.238

0.171

39.09

14.2

6.7

3.03

2.54

19.41

0.302

0.218

38.53

2.5

10.8

5.91

4.13

43.10

0.275

0.225

22.22

1.67

10.2

3.78

3.09

22.33

0.347

0.317

9.46

2.5

10.3

3.55

2.98

19.13

0.347

0.263

31.94

Table 1 shown above displays the samples tested during the experiment. Additional samples were
tested, but are not displayed in the table as some information regarding the hBN layer thickness had not
been collected. It can be observed that the breakdown current, which is the most significant parameter in
the dataset in direct relation to the Black’s equation shown as equation (1) in Section 3.1, displays an
average improvement of 30~40% due to the ultraclean, uniform and complete interfacial contact between
the hBN flake and the Cu interconnect. A characteristic I/V curve observed from samples shown above in
Table 1 is shown in Figure 11. Additional I/V tests are in progress using newly fabricated samples as well
as yet-unused samples from the approximately 50 samples fabricated thus far.
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Figure 12 Characterization of an hBN/Cu sample before and after I/V experiment. (a) Optical image of an
hBN-coated Cu interconnect sample shows the void formed at the bottom end of the interconnect. Scale
bar is 10 μm. (b) Tapping-mode AFM image of the identical sample before the I/V experiment shows
uniform deposition of Cu on the SiO2 substrate as well as uniform contact of hBN on its surface. The
contrast in topography between the coated and uncoated regions is clearly visible. (c) HRSEM image of
the identical sample displays continuous and uniform contact between the hBN and the Cu interconnect.
Scale bar is 10 μm.
After the I/V experiment, the post-failure CuIC samples were observed in optical microscopy in
order to obtain an overview of sample topography. The point at which the CuIC failed can be easily
recognized in Figure 10(a), in which the direction of current is also shown. It can be concluded from the
optical analysis that the CuIC fails due to void formation, which is visible from the exposed SiO 2 substrate
under the CuIC. This conclusion is backed up by SEM and AFM analysis shown in Figures 10(b) and 10(c),
which further supports the conclusion that electromigration occurred in the opposite direction from the
current flow. HRSEM images of coated and uncoated CuIC samples after failure provides a clear insight
into the post-mortem surface topology of the interconnects. A clear difference in the topology is observed.
Furthermore, AFM analysis of the coated and uncoated CuIC again shows a definitive contrast in postfailure topography of the CuIC.
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Overall, the van der Waals interaction between the hBN and CuIC enables uniform and ultraclean
contact in the interface, which allows for effective mitigation of electromigration ultimately results in
improved electrical performance by preventing mass flux of Cu atoms and ultimately void formation.
3.5

Conclusion
In this chapter, an interesting technique of mitigating electromigration in metal interconnects via

interfacial adhesion between Ångström-thin 2DLM and metal was introduced. The 2DLM was shown to be
effective in mitigating the mass transport of metal atoms in the interconnect caused by electric current.
Given the ultrathin nature of 2DLMs and their chemical and mechanical robustness as well as the relatively
simplistic transfer process of placing the 2DLMs on the interconnects, this study paves new potential in
improving the electrical performance of state-of-the-art BEOL nanoscale integrated circuits.
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Chapter 4: Conclusion and Future Prospects
Part of the future prospects introduced in this chapter is supported by the National Science
Foundation under the title “Ångström-Precise Manufacturing Guided by Incommensurate Interfaces and
Surfaces in Two-Dimensional Layered Materials.”
4.1

Conclusion
The experimental results discussed throughout chapters 2 and 3 reveal intriguing interfacial

interactions between two-dimensional layered materials (2DLMs) and metal. More specifically, a highly
effective method of mechanically transferring mono-/few-layer 2DLMs from their original substrate to Cu
interconnects was investigated with more than 80% success rate and more than 50 discrete samples.
Furthermore, an ultraclean 2DLM/Cu interface and uniform coverage of metal by 2DLM was confirmed
via atomic force microscopy and scanning electron microscopy; also, Raman spectroscopy was performed
in order to confirm the existence of 2DLMs on the metal. Lastly, improved mitigation of electromigration
by van der Waals force-based adhesion between 2DLM and Cu was experimentally observed.
As discussed in Chapter 3, hexagonal boron nitride (hBN) was used as the prototypical 2DLMbased passivation layer for its electrically insulating properties [39], [40] as well as inherent atomic-scale
impermeability [35]. Such properties render it highly promising for future integration into novel 2DLMbased nanoscale electronic devices as discussed in Section 4.2.
A constant improvement in breakdown current density at 35.09% due to the passivation layer of
hBN was observed throughout more than 10 samples. More specifically, reduced vulnerability of Cu
interconnects to mass transfer and void/hillock formation by electromigration was observed and
characterized by SEM and AFM. Also, an order of magnitude improvement in thinness of the hBN
passivation layer at an average of 2 nm compared to 10-20 nm of conventional approaches to
electromigration mitigation was observed.
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Given the aforementioned impermeable and insulating characteristics of hBN, the material exhibits
promising potential as a dual-purpose passivation layer. As demonstrated in previous literature, 2D
materials can be an ultrathin diffusion barrier [41] as well as a low-k dielectric material [42] in nanoscale
electronics with unprecedented thinness while also serving as an effective electromigration mitigation layer
with sub-nanometer thinness that does not force a significant compromise in Cu interconnect dimensions.
4.2

Future Prospects
In preparation for the manuscript currently in progress, one more crucial experiment is planned to

be conducted. A constant current flow to measure the mean time to failure (MTTF) allows for additional
confirmation of our hypothesis that 2D materials can effectively mitigate electromigration and its common
failure mechanisms.
In light of the promise that 2D materials show in improving the longevity of metal interconnects
and the potential issue of scalability with mechanically exfoliated and transferred 2DLM flakes, mono/few-layer 2DLMs synthesized by chemical vapor deposition (CVD) will be investigated for their potential
in BEOL-compatible manufacturing processes. Relevant processes with graphene on Cu have been
investigated in previous literature by achieving low-temperature CVD within the thermal budget of metal
interconnects [23], but generalization of the method to other 2DLMs remains a challenge and therefore
warrants an in-depth investigation.
Finally, given the vulnerability of conventional metal-based interconnects to electromigration, the
application of 2DLM-based structures as an alternative interconnect material is highly promising. Carbon
nanotubes [43], graphene nanoribbons [44], etc. that are essentially geometrical permutations of 2DLMs
have shown enormous potential in novel electronic structures due to their mechanical stability as well as
high conductivity comparable to that observed in copper, and integration of various 2DLMs in nanometerscale transistors is a promising concept given their various electrical and mechanical properties e.g.
electrically insulating hBN [45], electrically conducting graphene [46], semiconducting MoS2 [47], etc.
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